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Insulated silicon T E C H N I C A L F O C U S
To avoid the need for bulk Ge substrates,
September 2003 saw collaboration on the fabri-
cation of germanium-on-insulator (GeOI) sub-
strates, using Soitec’s Smart Cut process to trans-
fer a thin Ge layer from Umicore’s Ge bulk
wafers on to an insulating oxide layer on a sili-
con substrate. In March Soitech agreed to com-
bine Smart Cut expertise with the deposition
capabilities of Applied Materials Inc’s Centura RP
Epi system, which can deposit virtually any Ge/Si
combination up to 100% Ge.
Subsequently, IMEC’s 200mm silicon prototyping
line has fabricated a transistor device with an
isolation structure and a directly etched gate
stack. Extensions were implanted and spacers
formed prior to source/drain implantation.
Marc Meuris, director of the germanium CMOS
device programme,says that to achieve the high-
er yield and reliability required for ULSI circuits,
low-defect substrates need to be developed.
In March 2003, Silicon Genesis detailed its devel-
opment of GeOI. SiGen’s layer transfer process is
suited to creating heterogeneous layered struc-
tures, since low processing temperatures min-
imise adverse temperature affects on materials
such as germanium, and allow layer transfer of
materials other than silicon to various substrates.
GeOI is used by IBM to develop Ge photodetec-
tors integrated on silicon for on-chip optical
communications. Ge’s close match in lattice
parameter with GaAs could offer the missing
link vital for cost-effective on-chip integration of
active optical components.
In the manufacture of SOI
wafers, a buried oxide can be
fabricated by separation by
implanted oxygen (SIMOX) or
by wafer bonding. SIMOX
involves oxygen ion implanta-
tion into the wafer’s surface,
followed by a high-temperature
anneal, then thermal oxidation. 
Ideal for bulk silicon, SIMOX is
not so successful for strained
SiGe-on-insulator (SGOI) with
Ge content above 30% and can-
not handle strained silicon
directly on insulator (SSDOI).
But wafer bonding does allow
SGOI with any Ge content, as
well as SSDOI. 
In January, silicon wafer maker
MEMC Electronic Materials Inc
licensed NanoTec layertransfer
SOI technology and bought
room-temperature controlled
cleaving and integrated Plasma
Activation bonding tools from
Silicon Genesis Corp. "We had
previously considered bonded
and SIMOX technologies to  be
viable options," said CEO
Nabeel Gareeb. However, non-
contact wafer smoothing yields
improved SOI layer thickness
uniformity (required for fully
depleted SOI < 65nm) and gave
flexible derivative developiment
Believing dedicated wafer man-
ufacturers are best-positioned
to meet demand, in July,
SIMOX-focused Ibis Technology
Corp terminated volume SOI
wafer manufacture to focus on
supplying SOI ion implanters. 
This February Wacker Chemie’s
Siltronicdivision,licensed Soitec’s
Smart Cut technology (to pro-
duce bonded SOI wafers in sec-
ond-half, 2005) and agreed a
joint programme to accelerate
development of strained SOI. 
"With acceleration of new tech-
nology nodes, and the resulting
industry shift to the advanced
materials  for device perform-
ance and low power consump-
tion, SOI has become a critical,
enabling technology," said CEO
Wilhelm Sittenthaler. 
SOI: bonded vs SIMOX 
This historic conference, which
traditionally always produces a
cornucopia of ingenious devices,
from which the key developing
trends emerge, is held this 
year in San Francisco, 13-15
Decem-ber.
Extending silicon can be found
throughout the entire meeting,
but two session are specifically
devoted to strained Si & CMOS
devices and one to SiGe HBTs 
IBM’s  redoubtable T J Watson
Centre researchers have work
on Selectively formed, high
mobility strained Ge
PMOSFETs for high perform-
ance CMOS and SiGe HBT tech-
nology with gate delay below
3.3ps as well as work on
Performance comparison and
channel length scaling of
strained Si FETs on SGOI.
From Taiwan,TSMC researchers
present on Low power device
technology with SiGe channel,
HfSiOn and Poly-Si gate, while
the National Chiao Tung
University and Yun-Lin Poly-
technic Institute contribute
Three dimensional GOI
CMOSFETs with novel IrO2
(Hf) dual gates and high-k
dielectric on 1P6M-0.18mm
CMOS.”
Japan papers include Toshiba
Corporation and Sony work on
The parasitic resistance and sil-
icon layer thickness scaling for
strained silicon MOSFETs 
on relaxed Si1-xGex virtual 
substrate.
Toshiba Ceramics, Komatsu
Electronic Materials and MIRAI-
AIST look at Performance
enhancement of partially, and
fully-depleted strained SOI
MOSFETs and character-
isation of strained-Si device
parameters.
And from IHP Frankfurt,
Germany comes Integration of
High Performance SiGe:C HBTs
with thin-film SOI CMOS and
Infineon’s work is on 3.3ps SiGe
bioplar technology.
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